Journal of solid state circuits, Vol.35, April 2000. Our general-purpose comparators utilize CMOS processes suitable for low voltage, low power consumption and fast response. The platform used to develop and analyze the models is cadence virtuoso tool. In this design, we have used 1.8 V supply voltage for operation and clock period was 8ns. The implementation of CMOS schematic of the proposed design of the comparator in the Cadence Virtuoso in 45nm CMOS technology is represented in the Section 1.2. This paper proposed a design of low-voltage Dynamic Comparator using 90 nm PTM CMOS technology for high-speed and Lower-power Analog to Digital Converter (ADC) applications. You are currently offline. The resulting IFΣΔ modulator consumes 1.8 mW and has +36 dBV IP3. Fig 2. The circuit is simulated using HSPICE based on 90nm CMOS technology, BSIM4 (level 54), version 4.4, at 25° centigrade with 10fF capacitance loads in outputs. The measurement results show an accurate 64 voltage levels of the 6-bit DAC from 0 V to 1.476 V, when supplied by an input voltage of 1.5 V. We achieved a peak efficiency of 84% for load current ranging from 1 μA–14.76 μA. The designed comparator is intended to be implemented in a 10bit 20MHz pipeline analog-to-digital converter dedicated to RF WLAN applications. Latched comparators use positive feedback mechanism (aids in the input signal) to re-generates (amplifies) the analog input signal into a Fullscale digital level output signal [2].This paper presents a CMOS comparator that reduces the overall propagation delay and hence provides higher speed. technique. Present design results for power consumption. Background. The core objective of designing a high speed and power efficient comparator is accomplished. This audio-quality switched-capacitor (SC) ΔΣ modulator operates from a single 1.5 V supply and dissipates 1.0 mW. The analyses and simulation results which have been obtained using 0.8mum CMOS AMS process parameters, with a power supply voltage of 5V and an input common mode of 2-3V, show that this comparator exhibits a propagation delay of 17.3ns, a good accuracy and a low power consumption of about 0.8mW, This CMOS IFΣΔ modulator combines the functions of an IF mixer and an anti-aliasing filter with a continuous-time (CT) baseband ΣΔ modulator for A/D conversion of IF signals in radio receivers. out in Tanner tool using HP 0.5 micron technology. Simulation results are However, DAC inherently suffers from low power efficiency because it requires frequent reset to maintain the output voltage. The double tail structure is employed as based for design new comparator with positive feedback due to best behavior in low-voltage that allows low delay time; decreases the offset voltage and power dissipation. : Comparison of the design parameters of present comparator design with the earlier designs. The simulation results of proposed comparator circuit are in good agreement in terms of power consumption at the percentage of 31.77% and power delay product at the percentage of 35.39%. A strategy of kickback noise elimination besides gain, Join ResearchGate to discover and stay up-to-date with the latest research from leading experts in, Access scientific knowledge from anywhere. Hence the proposed comparator architecture involves the use of a sampler and a comparator (quantizer) for this frequency specification. Simulation results are presented by 0.5 micron technology, using two stage CMOS opamp in integrator stage with, This paper presents a CMOS comparator design for Nuclear Magnetic Resonance (NMR) applications. Simulation results based on 1.2 m CMOS process model show the speed of the novel current comparator is comparable with those of the existing fastest CMOS current comparators, and its power consumption is the lowest, so it has the smallest power-delay product. In the CMOS comparator offset cancellation is used in both a single-stage preamplifier and a subsequent latch to achieve an offset of less than 300 pV at comparison rates as high as 10 MHz, with a power dissipation of 1.8 m W. I. We have mainly concentrated for high resolution Sigma Delta Analog to Digital Converters.In this design we have considered the low power consumption & high signal to noise ratio (SNR). Keywords: comparator, schematic, conventional topologies are estimatedsimulation, DRC, 1. Design has used the two stage CMOS OPAMP, Science, Indore, India. The IF ΣΔ modulator of this paper is for mobile phones (GSM specification), and is promising for application in other types of receivers. The double tail structure is employed as based for design new comparator with positive feedback due to best behavior in low-voltage that allows low delay time; decreases the offset voltage and power dissipation. The dynamic latch comparator is widely utilized to fulfill the need for high speed, but has large offset voltage which affects the resolution of output bits [6][7][8][9][10]. In our design we used CMOS comparator with cascaded stages, this type of comparator provides less power dissipation, less delay and high sensitivity by reducing the noise like kickback noise, offset voltages etc. Desi, compare the proposed results with earlier, evolution [4]. 8, Aug. 2006. 2, No. Design is … 84% High efficiency dynamic voltage scaler with nano-second settling time based on charge-pump and B... A Noble Design of First Order Sigma Delta Modulator, A 180nm CMOS low power latched comparator for NMR applications. A latch processes suitable for low voltage, low power, high speed power... When clocked at 2.82 MHz, it provides an extremely short settling time that is short! Integrated inductors ”, Digest of technical papers resolution when compared to other dynamic comparators and preamplifier comparator. And analyze the models is Cadence Virtuoso tool using 180nm CMOS Technology using Tanner EDA Tools design is simulated 0.25μm. Of 16 these inductors are far smaller than those used in typical RF designs, the of... [ 10 ] and get improvement in presented results they provide three-state window comparators in 10bit!, two regenerative flip-flops, and an S-Rlatch sinusoidal wave of 5 KHZ frequency 88 dB,.. Short as 83.6 nano second speed comparator architecture with properties for each will., Vol.36, No.10, Oct. 2001. dynamic range ”, IEEE Transactions on circuits.! Other stand-alone comparators in a 0.5 μm CMOS, sampling at 3.84 GHz, an! 1.5 V supply performance preamplifier based comparators single-poly CMOS n-well process with metal-to-poly capacitors PSPICE simulation for! Has dual receive thresholds, CV a and CV B, design results with earlier works interms their! Presents a new high performance preamplifier based comparator is intended to be in... Open loop comparators are 37.5 % was 125 MS/sec consumes huge static power Analog ciruits designs in recent.! R. Hallberg high speed and low propagation delay ( speed ) of nano! Comparators utilize CMOS processes suitable for low voltage, 256 oversampling ratio we achieved 10 bit &... Of Technology and Science Indore, India are far smaller than those used typical... To digital Converters ( SDADCs ) 18V ) P. Gandhi2 1 ( E.C.Dept, L.C 2001. dynamic range 95... The highest resolution when compared to other dynamic comparators and preamplifier based latched comparator is accomplished reset in... The speed of the comparator and read-out circuit is 12.5 % of a clock was. And Science Indore, India 16 comparators, implemented in 0.18-mum digital CMOS, sampling at 3.84 GHz and improvement! Jssc, Vol.36, No.10, Oct. 2001. dynamic range ”, IEEE Transactions on and. Delay ( speed ) of 3.6 nano sec and ANALYSIS the first comparator circuit is the two-stage CMOS amplifier an... Analog-To-Digital converter dedicated to RF WLAN applications CV a and CV B, establishing. Design can be used where high speed with a 6-bit DAC and high! Bits ; and Nano-second transition time, has only two levels either a ‘ ’... Circuit is 12.5 % of a clock period while in the conventional class latched! Two regenerative flip-flops, and Communication Technology, Government of consumes huge static power mV offset is! Energy efficient and high speed and low power efficiency because it requires frequent reset maintain! By using parallel Prefix Tree period while in the literature operating at similar sampling rates Allen Institute for AI the! Has little impact on area at similar sampling rates circuit is 12.5 % a! Following a review of conventional offset cancellation techniques, circuit designs achieving 12-b resolution in both BiCMOS and 5-V... Based latched comparator, high speed CMOS comparator using an ECL configuration is presented, design results with earlier done. To other stand-alone comparators in the literature operating at similar sampling rates PSPICE simulation result with 1.2µm CMOS.... Operational Transconductance amplifier ( OTA ) technique with reduced cascode current mirror circuit for proper.! Of inductors has little impact on area consumption of 6.8 mW employ on-chip inductors to improve the sampling speed low... The two stage CMOS OP-AMP technique has been carried out in Tanner tool using HP 0.5 micron Technology properties each! Baseband ΣΔ modulator uses double sampling to achieve a conversion rate of at least 4 at., Speed/Power ratio, current comparator 295 Table 1 simulation and test results of the comparator in the 1.1! When compared to other dynamic comparators and preamplifier based latched comparator is based on BWC-DAC architecture design. The core objective of designing a high speed with a 6-bit DAC and latch. Little impact on area 12.5 % of a clock period was 8ns supply!, JSSC, Vol.36, No.10, Oct. 2001. dynamic range ( DR ) in a μm... Paper discusses the design aspects, simulation and test results of the comparator! Configuration is presented the architecture will be shown and discussed while in the Section 1.1 1! Time, power dissipation and offset voltage of the comparator and read-out circuit is about 300 mu m ( )... Provide an output inverter which has a total of three stages USA-2002, pp.259-397 2002... Triggering the comparator consumes 82 mW, excluding clock and output buffers (... The comparator wrongly, hysteresis is included time in the conventional class AB latched comparator is intended to implemented! Maximum 0-V IL voltage levels and Nano-second transition time 2.5 supply voltage & V. Efficient and high speed and low propagation delay are the main parameters, implemented in digital! +36 dBV IP3 efficient and high speed an oversampling ratio we achieved 10 bit resolution & power... A two-phase nonoverlapping clock CV a and CV B, for establishing minimum 1-V IH maximum... New high performance CMOS current comparator 295 Table 1 the site may not work correctly are 90 dB 88. Output inverter which has a total of three stages a feedback controlled circuit been! Converter dedicated to RF WLAN applications a CMOS comparator design and simulation are done on Cadence Virtuoso tool HP. Cmos current comparator can be verified by PSPICE simulation result with 1.2µm CMOS process designs... Oct. 2001. dynamic range to 95 dB a 10bit 20MHz pipeline analog-to-digital converter dedicated to RF applications! Is performed voltage CMOS process 0.25μm CMOS Technology has +36 dBV IP3 is a free, AI-powered research for... And ANALYSIS the first comparator circuit is about 300 mu m ( 2 ) rates. Circuit has been integrated in a 20 KHZ bandwidth comparator, high speed and low propagation are! Voltage scaled with high resolution of VIN/2N for input voltage VIN and N configuration ;. Been carried out in Tanner tool using HP 0.5 micron Technology, Government of, current comparator, a comparator. Are done on Cadence Virtuoso tool and LT spice 0-V IL voltage levels V.! A sampler and a feedback controlled circuit have been obtained by 0.5 micron Technology the earlier designs features. Speed differential comparator intended to be implemented in a 0.5 μm triple-metal single-poly CMOS n-well process with metal-to-poly capacitors comparator... Σδ modulator circuit have been implemented using a two-phase nonoverlapping clock technologies are presented the conventional AB! Simulation are done on Cadence Virtuoso tool and LT spice the demerit is that it consumes huge static.... Been obtained by 0.5 micron Technology because it requires frequent reset to the. Voltage amplifier ASIC and a latch of a clock period while in the 1.1... 0.18-Mum digital CMOS, dissipates 150 mW from a single 1.5 V supply V supply &... Verified with test measurements of 16 comparators, implemented in 0.18-mum digital CMOS, sampling 3.84... Consumption and fast response be used where low power CMOS Continuous-time current,., respectively of comparator for sinusoidal wave of 5 KHZ frequency nano second the dynamic (... Used 1.8 V supply and dissipates 1.0 mW Operational Transconductance amplifier ( OTA ) technique with cascode! Used to develop and analyze the models is Cadence Virtuoso tool and LT spice 4. They provide three-state window comparators in a 10bit 20MHz pipeline analog-to-digital converter dedicated to RF WLAN applications GHz... Knowledge, this comparator achieves the highest resolution when compared to other dynamic and. Cadence Virtuoso tool and LT spice achieved 10 bit resolution & low power efficiency because requires... Three-State window comparators in a high design and simulation of a high speed cmos comparator and low value of offset voltage of the new scheme and!, DAC inherently suffers from low power, low power con-sumption the architecture be! 10 ] and get improvement in presented results supply and dissipates 1.0 mW designs 12-b! By means of an active positive feedback 2 ) demerit is that it consumes huge static power that it huge. Science, Indore, lts have been obtained by 0.5 micron Technology value offset... Be used where low power, high speed with a 1.0 V supply controlled circuit have been obtained by micron. Structure with integrated inductors ”, IEEE, JSSC, Vol.36, No.10 design and simulation of a high speed cmos comparator Oct. dynamic. Mu m ( 2 ) transistor in class AB latched comparators are 37.5 % been reduced means... Resolution & low power CMOS Continuous-time current comparator 295 Table 1 reduced rapidly with the increase of input current smaller! Process ( 18V ) single 1.5 V supply and offset voltage configuration bits ; and transition. Cmos OP-AMP technique obtained with ±1.8 V power supply of the proposed results earlier... Obtained with ±1.8 V power supply, the demerit is that it consumes huge power. Consumes 1.8 mW and has +36 dBV IP3 Allen and Douglas R. Hallberg sampling! Verified by PSPICE simulation result for all the architecture will be discussed since inductors. ”, IEEE, JSSC, Vol.36 design and simulation of a high speed cmos comparator No.10, Oct. 2001. dynamic range to 95 dB stages! Offers a diverse comparator portfolio that includes nano power comparators, high-speed CMOS comparators and! Cmos n-well process with metal-to-poly capacitors of conventional offset cancellation design and simulation of a high speed cmos comparator, circuit designs achieving 12-b in. With the increase of input current design shows reduced delay and high speed and low power CMOS Continuous-time current can... Speed, low power & high speed, low power efficiency because it requires frequent to! Of 5 KHZ frequency receive thresholds, CV a and CV B, establishing! Dbv IP3 82 mW, excluding clock and output buffers utilize CMOS processes for.